Embedded Sram; Outline; Features; Block Diagram - Fujitsu MB86R02 Jade-D Hardware Manual

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64

12 Embedded SRAM

This chapter describes the functionality and operation of the embedded SRAM (INTRAM).

12.1 Outline

This module incorporates 32KB of SRAM that enables storing instructions and data.

12.2 Features

INTRAM has following features:
• Operation as bus slave of AMBA (AHB)
• 2pcs. of embedded SRAM are accessible from different 2 AHB masters simultaneously
• 32KB of SRAM is equipped to each embedded SRAM

12.3 Block diagram

Figure 12-1 shows block diagram of embedded SRAM.

12.4 Supply clock

AHB clock is supplied to embedded SRAM. Refer to "5. Clock reset generator (CRG)" for
frequency setting and control specification of the clock.
Built-in SRAM_0
32KB
Built-in SRAM_1
32KB
Figure 12-1 Block diagram of embedded SRAM
12-1

Advertisement

Table of Contents
loading

Table of Contents