Fujitsu MB86R02 Jade-D Hardware Manual page 60

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
DISP1
DOUTG1_7
DISP1
DOUTR1_7
DISP1
DOUTG1_6
DISP1
DOUTR1_6
DISP1
DOUTR1_5
DISP1
DOUTR1_4
ETM9
TRACECLK
ETM9
TRACEDATA_0
ETM9
TRACECTL
ETM9
TRACEDATA_1
ETM9
TRACEDATA_2
ETM9
TRACEDATA_3
I2C0
I2C_SCL0
I2C0
I2C_SDA0
I2C1
I2C_SCL1
I2C1
I2C_SDA1
I2S
I2S_WS
I2S
I2S_SDO
I2S
I2S_SDI
I2S
I2S_SCK
I2S
I2S_ECLK
ICE
RTCK
ICE
XSRST
INT
INT_A_0
INT
INT_A_1
INT
INT_A_2
INT
INT_A_3
JTAG
TCK
JTAG
TDI
JTAG
XTRST
JTAG
TMS
JTAG
TDO
MEMC
MEM_ED_0
MEMC
MEM_ED_1
MEMC
MEM_ED_2
MEMC
MEM_ED_3
MEMC
MEM_ED_4
MEMC
MEM_ED_5
1-36
D
H2
O
Digital RGB output1 G7
D
J4
O
Digital RGB output1 R7
D
H1
O
Digital RGB output1 G6
D
J3
O
Digital RGB output1 R6
D
J2
O
Digital RGB output1 R5
D
J1
O
Digital RGB output1 R4
D4
D
O
Trace clock, see jade1
D
Trace data used by the trace tool such as RealView
A6
O
supplied by ARM Limited.
D
B6
O
Trace control, see jade1
D
Trace data used by the trace tool such as RealView
A5
O
supplied by ARM Limited.
D
Trace data used by the trace tool such as RealView
B5
O
supplied by ARM Limited.
D
Trace data used by the trace tool such as RealView
C5
O
supplied by ARM Limited.
D
AD20
IO
I2C clock
D
AC20
IO
I2C Data
D
AF20
IO
I2C clock
AE20
D
IO
I2C Data
D
AC7
IO
Word Select
D
AD7
O
Serial Data Output
D
AC8
I
Serial Data Input
D
AD8
IO
I2S Clock Output
D
AF8
I
I2S Clock Input (optional)
D
B7
O
Return test clock
D
C7
IO
ICE System reset
D
AF22
I
Asynchronous external interrupt requests
D
AE21
I
Asynchronous external interrupt requests
AD21
D
I
Asynchronous external interrupt requests
D
AC21
I
Asynchronous external interrupt requests
C4
D
I
JTAG Test Clock
D
B3
I
Test Data in
D
A4
I
Test reset
B4
D
I
Test mode
D
A3
O
Test data out
D
F25
IO
bidirectional data bus
F24
D
IO
bidirectional data bus
D
F23
IO
bidirectional data bus
E26
D
IO
bidirectional data bus
D
E25
IO
bidirectional data bus
D
E24
IO
bidirectional data bus
1) L 2) HiZ 3)
STDIO
L
1) L 2) HiZ 3)
STDIO
L
1) L 2) HiZ 3)
STDIO
L
1) L 2) HiZ 3)
STDIO
L
1) L 2) HiZ 3)
STDIO
L
1) L 2) HiZ 3)
STDIO
L
L
STDIO
STDIO
1) H 2) L
STDIO
H
STDIO
1) H 2) L
STDIO
1) H 2) L
1) L 2) L
STDIO
HiZ
POD
HiZ
POD
HiZ
POD
HiZ
POD
HiZ
PD
HiZ
PD
-
STDIO
HiZ
PD
HiZ
PD
H
STDIO
H
PU, ST
-
PD *
-
PD *
-
PD *
-
PD *
-
PD, ST
-
PU
-
PU, ST
-
PU
HiZ
Tri
STDIO
HiZ
HiZ
STDIO
STDIO
HiZ
HiZ
STDIO
STDIO
HiZ
STDIO
HiZ

Advertisement

Table of Contents
loading

Table of Contents