Table 435. Main Etm Registers - ST STM32G4 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32G4 Series:
Table of Contents

Advertisement

RM0440
46.15
ETM (Embedded trace macrocell)
46.15.1
General description
The ETM enables the reconstruction of program execution. Data are traced using the Data
Watchpoint and Trace (DWT) component or the Instruction Trace Macrocell (ITM) whereas
instructions are traced using the Embedded Trace Macrocell (ETM).
The ETM transmits information as packets and is triggered by embedded resources. These
resources must be programmed independently and the trigger source is selected using the
Trigger Event Register (0xE0041008). An event could be a simple event (address match
from an address comparator) or a logic equation between 2 events. The trigger source is
one of the four comparators of the DWT module, The following events can be monitored:
Clock cycle matching
Data address matching
For more informations on the trigger resources refer to
watchpoint
The packets transmitted by the ETM are output to the TPIU (Trace Port Interface Unit). The
formatter of the TPIU adds some extra packets (refer to
interface
46.15.2
Signal protocol, packet types
This part is described in the section 7 ETMv3 Signal Protocol of the Arm
document.
46.15.3
Main ETM registers
For more information on registers refer to the chapter 3 of the Arm
Address
0xE0041FB0 ETM Lock Access
0xE0041000 ETM Control
0xE0041010 ETM Status
0xE0041008 ETM Trigger Event
0xE004101C
0xE0041020 ETM Trace Enable Event
0xE0041024 ETM Trace Start/Stop
trigger).
unit)) and then outputs the complete packet sequence to the debugger host.

Table 435. Main ETM registers

Register
ETM Trace Enable
Control
Write 0xC5ACCE55 to unlock the write access to the
other ETM registers.
This register controls the general operation of the ETM,
for instance how tracing is enabled.
This register provides information about the current status
of the trace and trigger logic.
This register defines the event that will control trigger.
This register defines which comparator is selected.
This register defines the trace enabling event.
This register defines the traces used by the trigger source
to start and stop the trace, respectively.
RM0440 Rev 1
Debug support (DBG)
Section 46.13: DWT (data
Section 46.17: TPIU (trace port
®
IHI 0014N
®
IHI 0014N specification.
Details
2059/2083
2073

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G4 Series and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents

Save PDF