ST STM32G4 Series Reference Manual page 2034
Advanced arm-based 32-bit mcus
Hide thumbs
Also See for STM32G4 Series:
- Reference manual (2126 pages) ,
- Programming manual (262 pages) ,
- Application note (56 pages)
Table of Contents
Advertisement
USB Type-C™ / USB Power Delivery interface (UCPD)
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Bits 31:20 Reserved
Bits 19:0 TXORDSET[19:0]:
This register can only be updated when UCPDEN=1, except during the transmission of a
packet (i.e. between TXSEND/TXHRST written as one and the moment they are cleared). In
other cases, the field is not updated.
Full 20-bit sequence, consisting of 4 K-codes, each of 5 bits, defining the packet to be
transmitted. Contains the 20 data bits for transmission, bit 0 (bit 0 of K-Code1) is the first to be
transmitted, bit 19 (bit 4 of K-Code4) is the last.
45.7.8
UCPD Tx Paysize Register (UCPD_TX_PAYSZ)
Address offset: 0x020
Reset value: 0x0000 0000
This register is used for Tx paysize.
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
Bits 31:10 Reserved
Bits 9:0 TXPAYSZ[9:0]: Payload size in bytes.
This register can only be updated when UCPDEN=1.
This field is modified by software, and also by hardware.
Contains the number of bytes remaining to be transmitted as a payload of the Tx message. As
will be seen in the examples, the header is considered in this definition to be part of the
payload, but CRC is not counted.
Note that as each byte (of payload) is written to UCPD_TXDR, register value will decrement.
When it reaches 0, TXIS is not set any more.
0x2: To write for a 2 byte payload (corresponds to a Control Message from the Protocol
Layer)
0x6: To write for a 6 byte payload (shortest possible Data Message allowed from the Protocol
Layer)
0x1E: To write for a 30 byte payload (longest possible Data Message allowed from the
Protocol Layer, not considering extended messages)
0x106: To write for a 262 byte payload (longest possible payload corresponding to extended
messages)
0x3FF: Longest possible payload (for future expansion)
2034/2083
28
27
26
25
Res.
Res.
Res.
12
11
10
9
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
24
23
22
Res.
Res.
Res.
8
7
6
TXORDSET[15:0]
rw
24
23
22
Res.
Res.
Res.
8
7
6
TXPAYSZ[9:0]
RM0440 Rev 1
21
20
19
18
Res.
Res.
TXORDSET[19:16]
5
4
3
2
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
rw
RM0440
17
16
rw
1
0
17
16
Res.
Res.
1
0
Advertisement
Chapters
Table of Contents
Need help?
Do you have a question about the STM32G4 Series and is the answer not in the manual?
Questions and answers