Bit Rate Register (Brr) Sci; Serial Control Register (Scr) Sci - Hitachi SH7032 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

A.2.2
Bit Rate Register (BRR)
• Start Address: H'5FFFEC1 (channel 0), H'5FFFEC9 (channel 1)
• Bus Width: 8/16
Register Overview:
Bit:
Bit name:
Initial value:
R/W:
Table A.4
BBR Bit Functions
Bit
Bit name
7–0
(Bit rate setting)
A.2.3
Serial Control Register (SCR)
• Start Address: H'5FFFEC2 (channel 0), H'5FFFECA (channel 1)
• Bus Width: 8/16
Register Overview:
Bit:
Bit name:
Initial value:
R/W:
566
7
6
1
1
R/W
R/W
R/W
Description
Set serial transmission/reception bit rate
7
6
TIE
RIE
TE
0
0
R/W
R/W
R/W
5
4
3
1
1
1
R/W
R/W
5
4
3
RE
MPIE
0
0
0
R/W
R/W
2
1
1
1
R/W
R/W
R/W
2
1
TEIE
CKE1
CKE0
0
0
R/W
R/W
R/W
SCI
0
1
SCI
0
0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents