Interrupt Priority Setting Register A (Ipra) Intc - Hitachi SH7032 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

A.2.29
Interrupt Priority Setting Register A (IPRA)
• Start Address: H'5FFFF84
• Bus Width: 8/16/32
Register Overview:
Bit:
Bit name:
Initial value:
R/W:
Bit:
Bit name:
Initial value:
R/W:
Table A.30 IPRA Bit Functions
Bit
Bit name
15–12
(Set IRQ0 priority level)
11–8
(Set IRQ1 priority level)
7–4
(Set IRQ2 priority level)
3–0
(Set IRQ3 priority level)
15
14
13
0
0
R/W
R/W
R/W
7
6
0
0
R/W
R/W
R/W
12
11
0
0
0
R/W
R/W
5
4
3
0
0
0
R/W
R/W
Description
Sets the IRQ0 priority level value
Sets the IRQ1 priority level value
Sets the IRQ2 priority level value
Sets the IRQ3 priority level value
INTC
10
9
0
0
R/W
R/W
R/W
2
1
0
0
R/W
R/W
R/W
8
0
0
0
595

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents