Section 17 Rom; Overview - Hitachi SH7032 Hardware Manual

Superh risc engine

Table of Contents

The SH7034 microcomputer has 64 kbytes of on-chip ROM (mask ROM or PROM). The on-chip

ROM is connected to the CPU and the direct memory access controller (DMAC) through a 32-bit

data bus (figure 17.1). The CPU can access the on-chip ROM in 8-, 16- and 32-bit widths and the

DMAC can access the ROM in 8- and 16-bit widths. Data in the on-chip ROM can always be

accessed in one cycle.

Note: The addresses shown in the figure are the uppermost shadow addresses in the on-chip

The operating mode determines whether the on-chip ROM is valid or not. The operating mode is

selected using mode-setting pins MD0–MD2 as shown in table 17.1. When using the on-chip

ROM, select mode 2; otherwise, select mode 0 or 1. The on-chip ROM is allocated to addresses

H'0000000–H'000FFFF of memory area 0. Memory area 0 (H'0000000–H'0FFFFFF and

H'8000000–H'8FFFFFF) is divided into 64-kbyte shadows. No matter which shadow is accessed,

the on-chip ROM is accessed. See section 8, Bus State Controller (BSC), for more information on

Section 17 ROM

Internal data bus (32 bits)

Figure 17.1 Block Diagram of ROM

Show Quick Links

Table of Contents