Hitachi SH7032 Hardware Manual page 378

Superh risc engine
Table of Contents

Advertisement

TCNT
value
H'FF
H'00
WT/IT = 1
TME = 1
WDTOVF
signal
Internal
reset signal*
WT/IT: Timer mode select bit
TME:
Timer enable bit
Note:
* The internal reset signal is only generated when the RSTE bit is 1.
Figure 12.4 Operation in Watchdog Timer Mode
H'00 written
in TCNT
WDTOVF and
internal reset generated
Overflow
WOVF = 1
WT/IT = 1
TME = 1
128 φ clocks
512 φ clocks
Time
H'00 written
in TCNT
343

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents