Operation In Asynchronous Mode - Hitachi SH7032 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

Table 13.9 SMR and SCR Settings and SCI Clock Source Selection
SMR
Bit 7:
Mode
C/A
Asynchronous
0
mode
Synchronous
1
mode
Note: * Select the function in combination with the pin function controller (PFC).
13.3.2

Operation in Asynchronous Mode

In asynchronous mode, each transmitted or received character begins with a start bit and ends with
a stop bit. Serial communication is synchronized one character at a time.
The transmitting and receiving sections of the SCI are independent, so full duplex communication
is possible. The transmitter and receiver are both double buffered, so data can be written and read
while transmitting and receiving are in progress, enabling continuous transmitting and receiving.
Figure 13.2 shows the general format of asynchronous serial communication. In asynchronous
serial communication, the communication line is normally held in the mark (high) state. The SCI
monitors the line and starts serial communication when the line goes to the space (low) state,
indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit
(high or low), and stop bit (high), in that order.
When receiving in asynchronous mode, the SCI synchronizes on the falling edge of the start bit.
The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit rate.
Receive data is latched at the center of each bit.
374
SCR Settings
Bit 1:
Bit 0:
CKE1
CKE0
Clock Source
0
0
Internal
1
1
0
External
1
0
0
Internal
1
1
0
External
1
SCI Transmit/Receive Clock
SCK Pin Function*
SCI does not use the SCK pin
Outputs a clock with frequency
matching the bit rate
Inputs a clock with frequency 16
times the bit rate
Outputs the serial clock
Inputs the serial clock

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents