Input/Output Pins; Register Configuration - Hitachi SH7032 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

13.1.3

Input/Output Pins

Table 13.1 summarizes the SCI pins by channel.
Table 13.1 SCI Pins
Channel
Pin Name
0
Serial clock pin
Receive data pin
Transmit data pin
1
Serial clock pin
Receive data pin
Transmit data pin
13.1.4

Register Configuration

Table 13.2 summarizes the SCI internal registers. These registers select the communication mode
(asynchronous or synchronous), specify the data format and bit rate, and control the transmitter
and receiver sections.
Abbreviation
Input/Output
SCK0
Input/output
RxD0
Input
TxD0
Output
SCK1
Input/output
RxD1
Input
TxD1
Output
Function
SCI0 clock input/output
SCI0 receive data input
SCI0 transmit data output
SCI1 clock input/output
SCI1 receive data input
SCI1 transmit data output
351

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents