Port B I/O Register (Pbior) - Hitachi SH7032 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

• Bits 1 and 0 (PA0 Mode (PA0MD1 and PA0MD0)): PA0MD1 and PA0MD0 select the
function of the PA0/CS4/TIOCA0 pin.
Bit 1: PA0MD1
Bit 0: PA0MD0
0
0
1
1
0
1
15.3.3

Port B I/O Register (PBIOR)

The port A I/O register (PAIOR) is a 16-bit read/write register that selects input or output for the
16 pins of port A. Bits PB15IOR–PB0IOR correspond to pins of port B. PBIOR is enabled when
the port B pins function as input/outputs (PB15–PB0), for ITU input capture and output compare
(TIOCA4, TIOCA3, TIOCA2, TIOCB4, TIOCB3, and TIOCB2), and as serial clocks (SCK1,
SCK0). For other functions, they are disabled. For port B pin functions PB15–PB0, and TIOCA4,
TIOCA3, TIOCA2, TIOCB4, TIOCB3, and TIOCB2, and SCK1/SCK0, a given pin in port B is an
output pin if its corresponding PBIOR bit is set to 1, and an input pin if the bit is cleared to 0.
PBIOR is initialized to H'0000 by a power-on reset; however, it is not initialized by a manual
reset, or in standby mode or sleep mode.
Bit:
Bit name:
Initial value:
R/W:
Bit:
Bit name:
Initial value:
R/W:
Function
Input/output (PA0)
Chip select output (CS4)
ITU input capture/output compare (TIOCA0)
Reserved
15
14
PB15
PB14
PB13
IOR
IOR
IOR
0
0
R/W
R/W
R/W
7
6
PB7
PB6
PB5
IOR
IOR
IOR
0
0
R/W
R/W
R/W
13
12
11
PB12
PB11
IOR
IOR
0
0
0
R/W
R/W
5
4
3
PB4
PB3
IOR
IOR
0
0
0
R/W
R/W
(Initial value)
10
9
PB10
PB9
PB8
IOR
IOR
IOR
0
0
R/W
R/W
R/W
2
1
PB2
PB1
PB0
IOR
IOR
IOR
0
0
R/W
R/W
R/W
8
0
0
0
433

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents