Motorola PowerQUICC II MPC8280 Series Reference Manual page 1426

Table of Contents

Advertisement

Extended opcode. A secondary opcode field generally located in instruction
Execution synchronization. A mechanism by which all instructions in
Exponent. In the binary representation of a floating-point number, the
F
Fetch. Retrieving instructions from either the cache or main memory and
Fully-associative. Addressing scheme in which every cache location (every
G
General-purpose register (GPR). Any of the 32 registers in the
H
Harvard architecture. An architectural model featuring separate caches for
I
IEEE 754. A standard written by the Institute of Electrical and Electronics
Glossary-4
Freescale Semiconductor, Inc.
caused the exception, or performs some other meaningful task (that
may include aborting the program that caused the exception). The
address for each exception handler is identified by an exception
vector offset defined by the architecture and a prefix selected via the
MSR.
bits 21–30 that further defines the instruction type. All PowerPC
instructions are one word in length. The most significant 6 bits of the
instruction are the primary opcode, identifying the type of
instruction. See also Primary opcode.
execution are architecturally complete before beginning execution
(appearing to begin execution) of the next instruction. Similar to
context synchronization but doesn't force the contents of the
instruction buffers to be deleted and refetched.
exponent is the component that normally signifies the integer power
to which the value 2 is raised in determining the value of the
represented number. See also Biased exponent.
placing them into the instruction queue.
byte) can have any possible address.
general-purpose register file. These registers provide the source
operands and destination results for all integer data manipulation
instructions. Integer load instructions move data from memory to
GPRs and store instructions move data from GPRs to memory.
instructions and data.
Engineers that defines operations and representations of binary
floating-point arithmetic.
MPC8280 PowerQUICC II Family Reference Manual
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA

Advertisement

Table of Contents
loading

This manual is also suitable for:

Powerquicc ii mpc8270Powerquicc ii mpc8275Powerquicc ii mpc8280

Table of Contents