Motorola PowerQUICC II MPC8280 Series Reference Manual page 1454

Table of Contents

Advertisement

Hot Swap register block, 9-65
I20 unit
I2O registers
inbound message interrupt mask
register (IMIMR), 9-87
inbound FIFOs
free_FIFO head pointer register (IF-
HPR), 9-76
free_FIFO tail pointer register (IFT-
PR), 9-76
I2O unit
I2O registers
inbound FIFO queue port register
(IFQPR), 9-83
inbound message interrupt status
register (IMISR), 9-86
messaging unit control register
(MUCR), 9-88
outbound FIFO queue port register
(OFQPR), 9-83
outbound message interrupt mask
register (OMIMR), 9-85
outbound message interrupt status
register (OMISR), 9-84
queue
base
(QBAR), 9-89
inbound FIFOs
post_FIFL tail pointer register, 9-77
post_FIFO head pointer register (IP-
HPR), 9-77
outbound FIFOs
free_FIFO tail pointer register (OF-
TPR), 9-79
post_FIFO head pointer register
(OPHPR), 9-81
post_FIFO tail pointer register
(OPTPR), 9-81
inbound base address registers (PIBARx), 9-46
inbound comparison mask registers (PICMRx),
9-47
inbound translation address registers (PITARx),
9-45
message registers, 9-71
inbound (IMRx), 9-71
outbound (OMRx), 9-71
outbound base address registers (POBARx), 9-34
outbound comparison mask registers (POCMRx),
9-35
outbound translation address registers (POTARx),
9-33
PCI bus command register, 9-51
PCI bus internal memory-mapped registers bass
address (PIMMRBAR), 9-57
PCI bus status register, 9-52
Index-20
Freescale Semiconductor, Inc.
address
register
MPC8280 PowerQUICC II Family Reference Manual
For More Information On This Product,
Go to: www.freescale.com
reader type, 9-57
revision ID register, 9-54
subclass code register, 9-55
subsystem device ID, 9-60
subsystem vendor ID, 9-59
vendor ID register, 9-51
PCI-bridge
I2O unit
outbound FIFOs
free_FIFO head pointer register
(OFHPR), 9-79
PowerPC
supervisor-level
summary, A-2, A-3
user-level
summary, A-1
PSMR
AppleTalk mode, 26-4
BISYNC mode, 23-10
Ethernet mode, 25-15
overview, 20-9
transparent mode, 24-9
UART mode, 21-14
quick reference guide, A-1
reset mode, 5-5
reset status, 5-4
RFCR, 20-15
RISC timer tables
RTMR, 14-27
TM_CMD, 14-27
SCCE
BISYNC mode, 23-15
Ethernet mode, 25-21
transparent mode, 24-12
UART mode, 21-20
SCCM
BISYNC mode, 23-15
Ethernet mode, 25-21
transparent mode, 24-12
UART mode, 21-20
SCCS
BISYNC mode, 23-16
transparent mode, 24-13
UART mode, 21-22
SDMA channels
LDTEA, 19-4
LDTEM, 19-4
PDTEA, 19-4
PDTEM, 19-4
SDMR, 19-4
SDSR, 19-3
serial interface (SI)
SIxCMDR, 15-25
SIxGMR, 15-18
MOTOROLA

Advertisement

Table of Contents
loading

This manual is also suitable for:

Powerquicc ii mpc8270Powerquicc ii mpc8275Powerquicc ii mpc8280

Table of Contents