Processor Status, Debug Data Definition - Freescale Semiconductor MCF5329 Reference Manual

Devices supported: mcf5327; mcf5328; mcf53281; mcf5329
Table of Contents

Advertisement

Debug Module
36.4.6

Processor Status, Debug Data Definition

This section specifies the ColdFire processor and debug module's generation of the processor status (PST)
and debug data (DDATA) output on an instruction basis. In general, the PST/DDATA output for an
instruction is defined as follows:
PST = 0x1, {PST = [0x89B], DDATA = operand}
where the {...} definition is optional operand information defined by the setting of the CSR.
The CSR provides capabilities to display operands based on reference type (read, write, or both). A PST
value {0x8, 0x9, or 0xB} identifies the size and presence of valid data to follow on the DDATA output {1,
2, or 4 bytes}. Additionally, for certain change-of-flow branch instructions, CSR[BTB] provides the
capability to display the target instruction address on the DDATA output {2, 3, or 4 bytes} using a PST
value of {0x9, 0xA, or 0xB}.
36.4.6.1
User Instruction Set
Table 36-25
shows the PST/DDATA specification for user-mode instructions. Rn represents any {Dn, An}
register. In this definition, the y suffix generally denotes the source, and x denotes the destination operand.
For a given instruction, the optional operand data is displayed only for those effective addresses
referencing memory. The DD nomenclature refers to the DDATA outputs.
Table 36-25. PST/DDATA Specification for User-Mode Instructions
Instruction
Operand Syntax
add.l
<ea>y,Dx
add.l
Dy,<ea>x
adda.l
<ea>y,Ax
addi.l
#<data>,Dx
addq.l
#<data>,<ea>x
addx.l
Dy,Dx
and.l
<ea>y,Dx
and.l
Dy,<ea>x
andi.l
#<data>,Dx
asl.l
{Dy,#<data>},Dx
asr.l
{Dy,#<data>},Dx
bcc.{b,w}
bchg.{b,l}
#<data>,<ea>x
bchg.{b,l}
Dy,<ea>x
bclr.{b,l}
#<data>,<ea>x
bclr.{b,l}
Dy,<ea>x
bitrev.l
Dx
36-44
PST = 0x1, {PST = 0xB, DD = source operand}
PST = 0x1, {PST = 0xB, DD = source}, {PST = 0xB, DD = destination}
PST = 0x1, {PST = 0xB, DD = source operand}
PST = 0x1
PST = 0x1, {PST = 0xB, DD = source}, {PST = 0xB, DD = destination}
PST = 0x1
PST = 0x1, {PST = 0xB, DD = source operand}
PST = 0x1, {PST = 0xB, DD = source}, {PST = 0xB, DD = destination}
PST = 0x1
PST = 0x1
PST = 0x1
if taken, then PST = 0x5, else PST = 0x1
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
PST = 0x1, {PST = 0x8, DD = source}, {PST = 0x8, DD = destination}
PST = 0x1
MCF5329 Reference Manual, Rev 3
PST/DDATA
Freescale Semiconductor

Advertisement

Table of Contents
loading

Table of Contents