Paragraph
Number
11.2.2
11.2.3
Peripheral Access Control Registers (PACR
11.2.4
Bus Monitor Timeout Registers (BMT
11.2.5
Core Watchdog Control Register (CWCR) ................................................................... 11-8
11.2.6
11.2.7
11.2.8
Burst Configuration Register (BCR) ........................................................................... 11-10
11.2.9
11.2.11 Core Fault Location Register (CFLOC) ...................................................................... 11-12
11.2.12 Core Fault Attributes Register (CFATR)..................................................................... 11-12
11.3 Functional Description ............................................................................................................... 11-14
11.3.1
Access Control ............................................................................................................. 11-14
11.3.2
Core Watchdog Timer ................................................................................................. 11-14
11.3.3
12.1 Overview ...................................................................................................................................... 12-1
12.2 Features ........................................................................................................................................ 12-3
12.3 Modes of Operation...................................................................................................................... 12-3
12.4 Memory Map / Register Definition.............................................................................................. 12-3
12.4.1
XBS Priority Registers (XBS_PRS
12.4.2
XBS Control Registers (XBS_CRS
12.5 Functional Description ................................................................................................................. 12-6
12.5.1
Arbitration...................................................................................................................... 12-6
12.6 Initialization/Application Information ......................................................................................... 12-7
13.1 Introduction .................................................................................................................................. 13-1
13.1.1
Overview........................................................................................................................ 13-2
13.1.2
Features .......................................................................................................................... 13-3
13.2 External Signal Description ......................................................................................................... 13-3
13.3 Memory Map/Register Definition.............................................................................................. 13-11
13.3.1
Port Output Data Registers (PODR_
13.3.2
Port Data Direction Registers (PDDR_
Freescale Semiconductor
Contents
Title
n
) ...................................................................... 11-7
Chapter 12
Crossbar Switch (XBS)
n
)............................................................................ 12-4
n
) ........................................................................... 12-5
Chapter 13
General Purpose I/O Module
x
) ........................................................................ 13-14
x
) .................................................................... 13-17
MCF5329 Reference Manual, Rev 3
x
).............................................................. 11-4
Page
Number
xi