Reset Status Register (Rsr) - Freescale Semiconductor MCF5329 Reference Manual

Devices supported: mcf5327; mcf5328; mcf53281; mcf5329
Table of Contents

Advertisement

Address: 0xFC0A_0000 (RCR)
7
R
SOFTRST
W
Reset:
0
Field
7
Allows software to request a reset. The reset caused by setting this bit clears this bit.
SOFTRST
1 Software reset request
0 No software reset request
6
Allows software to assert or negate the external RSTOUT pin.
FRCRSTOUT
1 Assert RSTOUT pin
0 Negate RSTOUT pin
CAUTION: External logic driving reset configuration data during reset needs to be considered when asserting
the RSTOUT pin when setting FRCRSTOUT.
10.3.2

Reset Status Register (RSR)

The RSR contains a status bit for every reset source. When reset is entered, the cause of the reset condition
is latched, along with a value of 0 for the other reset sources that were not pending at the time of the reset
condition. These values are then reflected in RSR. One or more status bits may be set at the same time.
The cause of any subsequent reset is also recorded in the register, overwriting status from the previous reset
condition.
RSR can be read at any time. Writing to RSR has no effect.
Address: 0xFC0A_0001 (RSR)
7
R
0
W
Reset:
0
Field
7–6
Reserved, should be cleared.
5
Software reset flag. Indicates that the last reset was caused by software.
SOFT
0 Last reset not caused by software
1 Last reset caused by software
Freescale Semiconductor
6
5
0
FRCRSTOUT
0
0
Figure 10-2. Reset Control Register (RCR)
Table 10-3. RCR Field Descriptions
6
5
0
SOFT
0
Reset
Dependent
Dependent
Figure 10-3. Reset Status Register (RSR)
Table 10-4. RSR Field Descriptions
MCF5329 Reference Manual, Rev 3
4
3
0
0
0
0
Description
4
3
WDR
POR
EXT
CHIP
Reset
Reset
Reset
Dependent
Dependent
Description
Reset Controller Module
Access: User read/write
2
1
0
0
0
0
0
0
0
Access: User read-only
2
1
0
WDR
LOL
CORE
Reset
Reset
Dependent
Dependent
10-3

Advertisement

Table of Contents
loading

Table of Contents