Table of Contents
Advertisement
Item
Timer
Prescaler unit
PWM
Specifications
Timer L
•
8-bit up/down counter
•
Clock source can be selected among 2 types of internal clock, CFG
frequency division signal, and PB and REC-CTL (control pulse)
•
Compare-match clearing function/auto reload function
Timer R
•
Three reload timers
•
Mode discrimination
•
Reel control
•
Capstan motor acceleration/deceleration detection function
•
Slow tracking mono-multi
Timer X1
•
16-bit free-running counter
•
Clock source can be selected among 3 types of internal clock and
DVCFG
•
Two output compare outputs
•
Four input capture inputs
Watchdog timer
•
Functions as watchdog timer or 8-bit interval timer
•
Generates reset signal or NMI at overflow
Divides system clock frequency and generates frequency division
clock for supporting module functions
Divides subclock frequency and generates input clock for Timer A
(clock time base)
Generates 8-bit PWM frequency and duty period
8-bit input capture at external signal edge
Frequency division clock output enabled
•
Three types of PWM are incorporated
14-bit PWM: Pulse resolution type x 1 channel
8-bit PWM: Duty control type x 4 channels
12-bit PWM: Pulse pitch control type x 2 channels
Rev. 1.0, 02/00, page 3 of 1141
Advertisement
Table of Contents
