Figure 8.1 Block Diagram Of Dtc - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer

Hide thumbs Also See for H8S Series:

Table of Contents

Section 8 Data Transfer Controller (DTC)

Interrupt controller

CPU interrupt

DTCERA to DTCERG:

Rev. 6.00 Mar 15, 2006 page 104 of 570

REJ09B0211-0600

DTC mode registers A and B

DTC transfer count registers A and B

DTC source address register

DTC destination address register

DTC enable registers A to G

DTC vector register

Figure 8.1 Block Diagram of DTC

Internal address bus

Internal data bus