Figure 11.1 Block Diagram Of Mmt - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Section 11 Motor Management Timer (MMT)
Comparators
Magnitude comparators
TBRU
Legend:
Timer general register
TGR:
Timer buffer register
TBR:
Timer dead time data register
TDDR:
Timer period data register
TPDR:
Timer period buffer register
TPBR:
Dead time
Td:
Rev. 6.00 Mar 15, 2006 page 246 of 570
REJ09B0211-0600
TPBR
TDDR
×2
TPDR
TCNT
TBRV
TBRW

Figure 11.1 Block Diagram of MMT

Comparators
TMDR
TCNT
TSR
Timer mode register
TMDR:
Timer control register
TCNR:
Timer status register
TSR:
Timer counter
TCNT:
Timer dead time counter
TDCNT:
TDCNT0
PCO
PCI
φ
PUOA
PUOB
PVOA
PVOB
PWOA
PWOB

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2600 seriesH8s/2612 seriesH8s/2612 f-ztat

Table of Contents