Renesas H8S Series Hardware Manual page 439

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Bit
Bit Name
Initial Value
1
IRR9
0
0
IRR8
0
Note:
* Only 1 can be written to clear the flag.
Section 15 Controller Area Network (HCAN)
R/W
Description
R
Unread Interrupt Flag
Status flag indicating that a receive message has
been overwritten before being read.
[Setting condition]
When UMSR (unread message status register) is
set
[Clearing condition]
Clearing of all bits in UMSR (unread message
status register)
R/(W) * Mailbox Empty Interrupt Flag
Status flag indicating that the next transmit message
can be stored in the mailbox.
[Setting condition]
When TXPR (transmit wait register) is cleared by
completion of transmission or completion of
transmission abort
[Clearing condition]
Writing 1
Rev. 6.00 Mar 15, 2006 page 403 of 570
REJ09B0211-0600

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2600 seriesH8s/2612 seriesH8s/2612 f-ztat

Table of Contents