ø
to
,
ø
to
,
Figure 24.20 CAS-Before-RAS Refresh Timing (with Wait Cycle Insertion)
ø
to
,
Figure 24.21 Self-Refresh Timing (Return from Software Standby Mode: RAST = 0)
TRp
Figure 24.19 CAS-Before-RAS Refresh Timing
TRp
TRrw
t
CSR2
t
CASD1
TRp
TRr
t
CSD2
t
CASD1
TRr
TRc1
t
CSD2
t
CSR1
t
CASD1
TRr
TRc1
t
CSD2
TRc
TRc
t
CSD2
TRc2
t
t
TRcw
TRc2
Self-refresh
DRAM access
Tpsr
Tp
t
RPS2
t
CASD1
Rev. 1.0, 09/01, page 875 of 904
CSD1
CASD1
t
CSD1
t
CASD1
Tr