Hitachi H8S/2378, H8S/2378R Series Hardware Manual page 501

16 bit single-chip microcomputer
Table of Contents

Advertisement

Bit
Bit Name
Initial Value
7
A23E
1
6
A22E
1
5
A21E
1
4
A20E
1
3
A19E
1
2
A18E
1
1
A17E
1
0
A16E
1
R/W
Description
R/W
Address 23 Enable
Enables or disables output for address output 23 (A23).
0: DR output when PA7DDR = 1
1: A23 output when PA7DDR = 1
R/W
Address 22 Enable
Enables or disables output for address output 22 (A22).
0: DR output when PA6DDR = 1
1: A22 output when PA6DDR = 1
R/W
Address 21 Enable
Enables or disables output for address output 21 (A21).
0: DR output when PA5DDR = 1
1: A21 output when PA5DDR = 1
R/W
Address 20 Enable
Enables or disables output for address output 20 (A20).
0: DR output when PA4DDR = 1
1: A20 output when PA4DDR = 1
R/W
Address 19 Enable
Enables or disables output for address output 19 (A19).
0: DR output when PA3DDR = 1
1: A19 output when PA3DDR = 1
R/W
Address 18 Enable
Enables or disables output for address output 18 (A18).
0: DR output when PA2DDR = 1
1: A18 output when PA2DDR = 1
R/W
Address 17 Enable
Enables or disables output for address output 17 (A17).
0: DR output when PA1DDR = 1
1: A17 output when PA1DDR = 1
R/W
Address 16 Enable
Enables or disables output for address output 16 (A16).
0: DR output when PA0DDR = 1
1: A16 output when PA0DDR = 1
Rev. 1.0, 09/01, page 457 of 904

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents