Watchdog Timer Control Register (Wdc) - Renesas M16C/64A Series User Manual

M16C/64A Group
15.2.5

Watchdog Timer Control Register (WDC)

Watchdog Timer Control Register
b7 b6 b5 b4 b3 b2 b1
0
WDC4-WDC0 (b4-b0)
When reading the watchdog timer value while the CSPRO bit in the CSPR register is 1 (count source
protection mode enabled), read bits WDC4 to WDC0 more than three times to determine the values.
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
b0
Symbol
WDC
Bit Symbol Bit Name
WDC0
WDC1
WDC2
Higher-order bits (b14 to b10) of the watchdog timer can be read
WDC3
WDC4
—
No register bit. If necessary, set to 0. The read value is undefined.
(b5)
—
Reserved bit
(b6)
WDC7 Prescaler select bit
Address
037Fh
Function
Set to 0
0 : Divide-by-16
1 : Divide-by-128
15. Watchdog Timer
Reset Value
00XX XXXXb
RW
RO
RO
RO
RO
RO
—
RW
RW
Page 228 of 800