Interrupt Control Register 1 - Renesas M16C/64A Series User Manual

Table of Contents

Advertisement

M16C/64A Group
14.2.2

Interrupt Control Register 1

(TB5IC, TB4IC/U1BCNIC, TB3IC/U0BCNIC, BCNIC, DM0IC to DM3IC, KUPIC,
ADIC, S0TIC to S2TIC, S0RIC to S2RIC, TA0IC to TA4IC, TB0IC to TB2IC,
U5BCNIC/CEC1IC, S5TIC/CEC2IC, S5RIC to S7RIC, U6BCNIC/RTCTIC,
S6TIC/RTCCIC, U7BCNIC/PMC0IC, S7TIC/PMC1IC, IICIC, SCLDAIC)
Interrupt Control Register 1
b7 b6 b5 b4
b3
b2
b1
Symbol
TB5IC
TB4IC/U1BCNIC
TB3IC/U0BCNIC
BCNIC
DM0IC
DM1IC
DM2IC
DM3IC
KUPIC
ADIC
S0TIC
S1TIC
S2TIC
S0RIC
S1RIC
S2RIC
TA0IC
TA1IC
Rewrite these registers at a point where an interrupt request for the corresponding register is not
generated.
When multiple interrupt sources share the register, select an interrupt source in registers IFSR2A and
IFSR3A.
IR (Interrupt request bit) (b3)
Do not set the IR bit to 1 when it is 0.
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
Symbol
b0
Refer to the table below for symbols and addresses.
Bit Symbol
Bit Name
ILVL0
Interrupt priority level select
ILVL1
bit
ILVL2
IR
Interrupt request bit
No register bits. If necessary, set to 0. The read value is undefined.
(b7-b4)
Address
0045h
0046h
0047h
004Ah
004Bh
004Ch
0069h
U5BCNIC/CEC1IC
006Ah
S5TIC/CEC2IC
004Dh
004Eh
0051h
0053h
U6BCNIC/RTCTIC
004Fh
S6TIC/RTCCIC
0052h
U7BCNIC
0054h
S7TIC
0050h
0055h
SCLDAIC
0056h
Address
b2
b1 b0
0
0
0 : Level 0 (interrupt disabled)
0
0
1 : Level 1
0
1
0 : Level 2
0
1
1 : Level 3
1
0
0 : Level 4
1
0
1 : Level 5
1
1
0 : Level 6
1
1
1 : Level 7
0: Interrupt not requested
1: Interrupt requested
Symbol
Address
TA2IC
0057h
TA3IC
0058h
TA4IC
0059h
TB0IC
005Ah
TB1IC
005Bh
TB2IC
005Ch
006Bh
006Ch
S5RIC
006Dh
S6RIC
0070h
S7RIC
0073h
006Eh
006Fh
/
PMC0IC
0071h
/
PMC1IC
0072h
IICIC
007Bh
007Ch
14. Interrupts
Reset Value
XXXX X000b
Function
Page 195 of 800
RW
RW
RW
RW
RW

Advertisement

Table of Contents
loading

Table of Contents