Renesas M16C/64A Series User Manual page 582

M16C/64A Group
TOSEL (Timeout detect time select bit) (b2)
Set the TOSEL bit to select a timeout detection period. The TOSEL bit is enabled when the TOE bit is 1
(timeout detect function enabled).
When long time is selected, the internal counter increments fVIIC as a 16-bit counter. When short time
is selected, the internal counter increments fVIIC as a 14-bit counter. Therefore, the timeout detect time
is as follows:
When the TOSEL bit is set to 0 (long time)
1
×
------------- -
65536
fVIIC
When the TOSEL bit is set to 1 (short time)
1
×
------------- -
16384
fVIIC
Table 25.9 lists Timeout Detect Time.
Table 25.9 Timeout Detect Time
fVIIC
4 MHz
2 MHz
1 MHz
Rewrite this bit when the TOE bit is 0.
2
ICK4-ICK2 (I
Rewrite bits ICK4 to ICK2 when the ES0 bit in the S1D0 register is 0 (I
fVIIC is selected by setting all the bits ICK4 to ICK2, bits ICK1 to ICK0 in the S3D0 register, and the
PCLK0 bit in the PCLKR register. Refer to Table 25.8 "I
"Bit Rate and Duty Cycle".
MSLAD (Slave address control bit) (b6)
The MSLAD bit is enabled when the ALS bit in the S1D0 register is set to 0 (addressing format). The
MSLAD bit is used to select the S0Di register (i = 0 to 2) used for slave address match detection.
SCPIN (Stop condition detect interrupt request bit) (b7)
The SCPIN bit is enabled when the SIM bit in the S3D0 register is set to 1 (enable I
stop condition detection).
Condition to become 0:
•
Writing 0 by a program.
Condition to become 1:
•
Stop condition is detected
(This bit cannot be set to 1 by a program.)
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
TOSEL bit: 0 (Long time)
16.4 ms
32.8 ms
65.6 ms
C-bus system clock select bit) (b5-b3)
25. Multi-master I
Timeout Detect
TOSEL bit: 1 (Short time)
2
C interface disabled).
2
C-bus System Clock Select Bits" and 25.3.1.2
2
C-bus Interface
4.1 ms
8.2 ms
16.4 ms
2
C-bus interrupt by
Page 549 of 800