M16C/64A Group
7.2.6
Voltage Monitor 1 Control Register (VW1C)
Voltage Monitor 1 Control Register
b7 b6 b5 b4
b3
b2
b1
Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting this register.
Bits VW1C2 and VW1C3 do not change at voltage monitor 1 reset, voltage monitor 2 reset, oscillator
stop detect reset, watchdog timer reset, or software reset.
The VW1C2 bit may become 1 after rewriting this register is rewritten. Therefore, set the VW1C2 bit to
0 after rewriting this register.
VW1C0 (Voltage monitor 1 interrupt/reset enable bit) (b0)
The VW1C0 bit is enabled when the VW12E bit in the VWCE register is 1 (voltage monitors 1 and 2
enabled) and the VC26 bit in the VCR2 register is 1 (voltage detector 1 enabled). Set the VW1C0 bit to
0 (disabled) when the VC26 bit is 0 (voltage detector 1 disabled).
VW1C1 (Voltage monitor 1 digital filter disable mode select bit) (b1)
After using voltage monitor 1 interrupt to exit stop mode, to use it again to exit stop mode, set the
VW1C1 bit to 0 first, and then to 1.
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
b0
Symbol
VW1C
Bit Symbol
Bit Name
Voltage monitor 1 interrupt/
VW1C0
reset enable bit
Voltage monitor 1 digital filter
VW1C1
disable mode select bit
Voltage change detection
VW1C2
flag
Voltage detector 1 signal
VW1C3
monitor flag
VW1F0
Sampling clock select bit
VW1F1
Voltage monitor 1 mode
VW1C6
select bit
Voltage monitor 1 interrupt/
VW1C7
reset generation condition
select bit
Address
002Bh
Function
0 : Disabled
1 : Enabled
0 : Digital filter enabled
1 : Digital filter disabled
0 : Not detected
1 : Vdet1 passage detected
0 : VCC1 < Vdet1
1 : VCC1 ≥ Vdet1
or voltage detector 1 disabled
b5 b4
0
0 : fOCO-S divided by 1
0
1 : fOCO-S divided by 2
1
0 : fOCO-S divided by 4
1
1 : fOCO-S divided by 8
0 : Voltage monitor 1 interrupt at Vdet1 passage
1 : Voltage monitor 1 reset at Vdet1 passage
0 : When VCC1 reaches or goes above
Vdet1
1 : When VCC1 reaches or goes below
Vdet1
7. Voltage Detector
Reset Value
1000 1010b
RW
RW
RW
RW
RO
RW
RW
RW
Page 68 of 800