Table of Contents
Advertisement
M16C/64A Group
Table 17.11
Registers and Settings in Event Counter Mode (When Processing Two-Phase Pulse
Signal)
Register
PCLKR
CPSRF
PWMFS
TACS0 to TACS2
TAPOFS
TAOW
TAi1
TABSR
ONSF
TRGSR
UDF
TAi
TAiMR
i = 2 to 4
Note:
1.
This table does not describe a procedure.
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
(1)
Bit
PCLK0
- (setting unnecessary)
CPSR
Write 1 to reset the clock prescaler.
PWMFSi
Set to 0.
7 to 0
- (setting unnecessary)
POFSi
Set to 0.
TAiOW
Set to 0.
15 to 0
- (setting unnecessary)
Set to 1 when starting counting.
TAiS
Set to 0 when stopping counting.
TAiOS
Set to 0.
TAZIE
Set to 1 when using Z-phase input with timer A3.
TA0TGH to TA0TGL - (setting unnecessary)
TAiTGH to TAiTGL
Set to 00b.
TAiUD
Set to 0.
TAiP
Set to 1.
15 to 0
Set the counter value.
7 to 0
Refer to the TAiMR register below.
Function and Setting
17. Timer A
Page 278 of 800
Advertisement
Table of Contents
