Pull-Up Control Register 2 (Pur2) - Renesas M16C/64A Series User Manual

M16C/64A Group
13.3.3

Pull-Up Control Register 2 (PUR2)

Pull-Up Control Register 2
b7 b6 b5 b4 b3 b2 b1
PU20 (P8_0 to P8_3 pull-up) (b0)
PU22 (P9_0 to P9_3 pull-up) (b2)
PU23 (P9_4 to P9_7 pull-up) (b3)
PU24 (P10_0 to P10_3 pull-up) (b4)
PU25 (P10_4 to P10_7 pull-up) (b5)
When the PU2i (i = 0, 2 to 5) bit is 1 (pulled high) and the direction bit is 0 (input mode), the
corresponding pin is pulled high.
PU21 (P8_4, P8_6, P8_7 pull-up) (b1)
When the PU21 bit is 1 (pulled high) and the direction bit is 0 (input mode), the corresponding pin is
pulled high.
The P8_5 pin is not pulled high.
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
b0 Symbol
PUR2
Bit Symbol Bit Name
PU20 P8_0 to P8_3 pull-up
PU21 P8_4, P8_6, P8_7 pull-up
PU22 P9_0 to P9_3 pull-up
PU23 P9_4 to P9_7 pull-up
PU24 P10_0 to P10_3 pull-up
PU25 P10_4 to P10_7 pull-up
—
No register bits. If necessary, set to 0. The read value is 0.
(b7-b6)
Address
0362h
Function
0 : Not pulled high
1 : Pulled high
13. Programmable I/O Ports
Reset Value
00h
RW
RW
RW
RW
RW
RW
RW
—
Page 181 of 800