Renesas M16C/64A Series User Manual page 421

M16C/64A Group
BSY bit
TCSTF bit in the
RTCCR1 register 1
RTCSEC
RTCMIN
RTCHR
RTCPM bit
IR bit in the
RTCCIC register
IR bit in the
RTCTIC register
RTCOUT pin
output
The above assumes the following:
The TOENA bit in the RTCCR1 register is 1 (compare output enabled).
Bits RTCCMP1 to RTCCMP0 in the RTCCR2 register are 10b (compare mode 2).
Bits SEIE, MNIE, and HRIE in the RTCCR2 register are 1 (compare by seconds, minutes, and hours.
Interrupt enabled).
Bits SCMP12 to SCMP10 and SCMP03 to SCMP00 in the RTCCSEC register are 4 and 5,
respectively (second setting: 45).
Bits MCMP12 to MCMP10 and MCMP03 to MCMP00 in the RTCCMIN register are 2 and 3,
respectively (minute setting: 23).
Bits HCMP11 to HCMP10 and HCMP03 to HCMP00 in the RTCCHR register are 0 and 1, respectively
(hour setting: 1).
The PMCMP bit in the RTCCHR register is 0 (a.m.).
BSY bit
RTCSEC
RTCMIN
RTCHR
RTCPM bit
Figure 20.9 Compare Mode 2 Operating Example
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
44
Undefined
23
Undefined
1
Undefined
0
Undefined
: Bit in RTCSEC register
: Bits SC12 to SC10 and SC03 to SC00 in RTCSEC register
: Bits MN12 to MN10 and MN03 to MN00 in RTCMIN register
: Bits HR11 to HR10 and HR03 to HR00 in RTCHR register
: Bit in RTCCR1 register
1 s
Compare match
Un-
0
defined
Set back to the reset value
0
0
0
Set to 0 by accepting an interrupt request, or by
a program.
Output polarity inverted
20. Real-Time Clock
Continue counting
1
Page 388 of 800