Table of Contents
Advertisement
M16C/64A Group
CPU clock
Clock generator
Main clock
PLL clock
125 kHz on-chip
oscillator clock
Sub clock
PM25: Bit in the PM2 register
Figure 8.5
Peripheral Function Clocks
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
CPU clock
CPU
Divider
f1
fOCO-S
fC32
1/32
PM25
f1 stops if the CM02 bit in the CM0
register is 1 while in wait mode.
fOCO-S
fC32
f1
fC
8. Clock Generator
NMI/SD digital filter
Watchdog timer
Reset
Voltage detector
Timer A
Timer B
Real-time clock
Pulse width modulator
Remote control
signal receiver
UART0 to UART2
SI/O3, SI/O4
UART5 to UART7
2
Multi-master I
C-bus
interface
A/D converter
CEC function
Page 100 of 800
Advertisement
Table of Contents
