Renesas M16C/64A Series User Manual page 192

M16C/64A Group
Memory expansion mode
00000h
00400h
Internal RAM
XXXXXh
Reserved area
04000h
08000h
0D000h
SFR
0D800h
0E000h
Data flash
10000h
Program ROM 2
14000h
27000h
Reserved area
28000h
40000h
External area
C0000h
D0000h
Reserved area
YYYYYh
Program ROM 1
FFFFFh
Notes:
1. When the PM13 bit in the PM1 register is 0, 15 KB of the internal RAM and 192 KB of the internal ROM can
be used. See the table below for addresses XXXXXh and YYYYYh.
Capacity
12 KB
20 KB
31 KB
2. When the PM10 bit is 0, this area is used as an external area; when the bit is 1, this area is used as internal
ROM (data flash).
3. When the PRG2C0 bit in the PRG2C register is 1, this area is used as an external area; when the bit is 0,
this area is used as internal ROM (program ROM 2).
4. When the PM10 bit is 0, this area is used as an external area; when the bit is 1, this area is used as a
reserved area.
5. When the PRG2C0 bit in the PRG2C register is 1, this area is used as an external area; when the bit is 0,
this area is used as a reserved area.
6. The CS0 pin outputs a low signal, and pins CS3 to CS1 output a bank number.
Memory Mapping and CS Areas in 4-MB Mode (PM13 = 0)
Figure 12.3
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
Microprocessor mode
SFR
(1)
(2)
Reserved, external area
(3) Reserved, external area
(1)
Internal RAM
Address XXXXXh
033FFh
03FFFh
03FFFh
SFR
(1)
Internal RAM
Reserved area
CS3
SFR
(4) CS2
(5)
Reserved area
CS1
External area Other than the CS area
CS0
Program ROM 1
Capacity
128 KB
256 KB
384 KB
512 KB
12. Memory Space Expansion Function
(16 KB)
(96 KB)
(512 KB x 8 banks)
CS0
(memory expansion mode : 64 KB)
Address YYYYYh
E0000h
D0000h
D0000h
D0000h
Page 159 of 800