Renesas M16C/64A Series User Manual page 778

M16C/64A Group
Memory Expansion Mode and Microprocessor Mode
(in 1 to 3 waits setting and when accessing external area)
Read timing
BCLK
CSi
ADi
BHE
ALE
RD
DBi
Write timing
BCLK
CSi
ADi
BHE
ALE
WR , WRL ,
WRH
DBi
1
t =
cyc
f
(BCLK)
Measuring conditions
V = V
CC1
Input timing voltage: V = 0.6 V, V
Output timing voltage: V = 1.5 V, V
Figure 31.29 Timing Diagram
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
t
d(BCLK-CS)
30ns(max.)
t
cyc
t
d(BCLK-AD)
30ns(max.)
t
d(BCLK-ALE)
t
h(BCLK-ALE)
25ns(max.)
-4ns(min.)
t
d(BCLK-RD)
30ns(max.)
{(n+0.5) × t
Hi-Z
t
d(BCLK-CS)
30ns(max.)
t
cyc
t
d(BCLK-AD)
30ns(max.)
t
t
d(BCLK-ALE)
h(BCLK-ALE)
25ns(max.)
-4ns(min.)
t
d(BCLK-WR)
30ns(max.)
Hi-Z
{(n-0.5) × t
= 3V
CC2
= 2.4 V
IL IH
OL OH
t
h(RD-AD)
0ns(min.)
t
ac2(RD-DB)
-60}ns(max.)
cyc
t
su(DB-RD)
50ns(min.)
t
t
h(WR-AD)
(0.5 × t -10)ns(min.)
cyc
t
h(BCLK-WR)
0ns(min.)
t
d(BCLK-DB)
40ns(max.)
t
t
d(DB-WR)
h(WR-DB)
-40}ns(min.)
(0.5 × t -10)ns(min.)
cyc
cyc
n: 1 (when 1 wait)
2 (when 2 waits)
3 (when 3 waits)
= 1.5 V
31. Electrical Characteristics
V = V
CC1 CC2
t
h(BCLK-CS)
0ns(min.)
t
h(BCLK-AD)
0ns(min.)
t
h(BCLK-RD)
0ns(min.)
t
h(RD-DB)
0ns(min.)
t
h(BCLK-CS)
0ns(min.)
h(BCLK-AD)
0ns(min.)
t
h(BCLK-DB)
0ns(min.)
= 3V
Page 745 of 800