Renesas M16C/64A Series User Manual page 190

Table of Contents

Advertisement

M16C/64A Group
00000h
00400h
XXXXXh
08000h
0D000h
0D800h
0E000h
10000h
14000h
27000h
28000h
30000h
80000h
YYYYYh
FFFFFh
Notes:
1. See the table below for addresses XXXXXh and YYYYYh.
Capacity
12 KB
20 KB
31 KB
2. When the PM10 bit is 0, this area is used as an external area; when the bit is 1, this area is used as internal
ROM (data flash).
3. When the PRG2C0 bit in the PRG2C register is 1, this area is used as an external area; when the bit is 0,
this area is used as internal ROM (program ROM 2).
4. When the PM10 bit is 0, this area is used as an external area; when the bit is 1, this area is used as a
reserved area.
5. When the PRG2C0 bit in the PRG2C register is 1, this area is used as an external area; when the bit is 0,
this area is used as a reserved area.
Memory Mapping and CS Areas in 1-MB Mode (PM13 = 1)
Figure 12.2
R01UH0136EJ0210 Rev.2.10
Jul 31, 2012
Memory expansion mode
SFR
(1)
Internal RAM
Reserved area
SFR
(2)
Data flash
(3)
Program ROM 2
Reserved area
External area
Reserved area
(1)
Program ROM 1
Internal RAM
Address XXXXXh
033FFh
053FFh
07FFFh
12. Memory Space Expansion Function
Microprocessor mode
SFR
(1)
Internal RAM
Reserved area
SFR
(4)
Reserved, external area
(5)
Reserved, external area
Reserved area
External area
Program ROM 1
Capacity
Address YYYYYh
128 KB
E0000h
256 KB
C0000h
384 KB
A0000h
512 KB
80000h
CS2
CS1
(32 KB)
CS0
Page 157 of 800

Advertisement

Table of Contents
loading

Table of Contents