RM0008
16.4.5
IWDG register map
The following table gives the IWDG register map and reset values.
Table 64.
IWDG register map and reset values
Offset
Register
IWDG_KR
0x00
Reset value
IWDG_PR
0x04
Reset value
IWDG_RLR
0x08
Reset value
IWDG_SR
0x0C
Reset value
Refer to
Reserved
Table 1 on page 36
for the register boundary addresses.
0
Reserved
Reserved
Reserved
Independent watchdog (IWDG)
KEY[15:0]
0
0
0
0
0
0
0
0
0
RL[11:0]
1
1
1
1
1
1
0
0
0
0
0
0
PR[2:0]
0
0
0
1
1
1
1
1
1
0
0
359/690
Need help?
Do you have a question about the STM32F102 Series and is the answer not in the manual?
Questions and answers