Figure 220. Lsb Justified 16-Bit Or 32-Bit Full-Accuracy With Cpol = 0; Figure 221. Lsb Justified 24-Bit Frame Length With Cpol = 0; Figure 222. Operations Required To Transmit 0X3478Ae - ST STM32F102 Series Reference Manual

Hide thumbs Also See for STM32F102 Series:

Table of Contents

LSB justified standard

This standard is similar to the MSB justified standard (no difference for the 16-bit and 32-bit

full-accuracy frame formats).

Figure 220. LSB justified 16-bit or 32-bit full-accuracy with CPOL = 0

In transmission mode:

If data 0x3478AE have to be transmitted, two write operations to the SPI_DR register

are required from software or by DMA. The operations are shown below.

In reception mode:

If data 0x3478AE are received, two successive read operations from SPI_DR are

required on each RXNE event.

Transmission

May be 16-bit, 32-bit

Channel left

Channel left 32-bit

First write to Data register

conditioned by TXE = '1'

Only the 8 LSB bits of the half-word

are significant. Whatever the 8 MSBs

a field of 0x00 is forced instead

Serial peripheral interface (SPI)

Transmission

24-bit remaining

Second write to Data register

conditioned by TXE = '1'

Channel right

Channel right

Do you have a question about the STM32F102 Series and is the answer not in the manual?

Stm32f101 series Stm32f103 series