RM0008
14.4.9
TIM6&7 register map
TIMx registers are mapped as 16-bit addressable registers as described in the table below:
Table 61.
TIM6&7 - register map and reset values
Offset
Register
TIMx_CR1
0x00
Reset value
TIMx_CR2
0x04
Reset value
0x08
TIMx_DIER
0x0C
Reset value
TIMx_SR
0x10
Reset value
TIMx_EGR
0x14
Reset value
0x18
0x1C
0x20
TIMx_CNT
0x24
Reset value
TIMx_PSC
0x28
Reset value
TIMx_ARR
0x2C
Reset value
Refer to
Reserved
Reserved
Reserved
Table 1 on page 36
for the register boundary addresses.
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
0
0
0
0
Basic timer (TIM6&7)
0
MMS[2:0]
0
0
0
CNT[15:0]
0
0
0
0
0
0
0
0
0
PSC[15:0]
0
0
0
0
0
0
0
0
0
ARR[15:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
341/690
Need help?
Do you have a question about the STM32F102 Series and is the answer not in the manual?
Questions and answers