Tpui Formatter - ST STM32F102 Series Reference Manual

RM0008
Table 171. Flexible TRACE pin assignment (continued)
DBGMCU_CR
register
1
1
1
(1)
When Serial Wire mode is used, it is released. But when JTAG is used, it is assigned to JTDO.
Note: By default, the TRACECLKIN input clock of the TPIU is tied to GND. It is assigned to HCLK
two clock cycles after the bit TRACE_IOEN has been set.
The debugger must then program the Trace Mode by writing the PROTOCOL[1:0] bits in the
SPP_R (Selected Pin Protocol) register of the TPIU.
●
PROTOCOL=00: Trace Port Mode (synchronous)
●
PROTOCOL=01 or 10: Serial Wire (Manchester or NRZ) Mode (asynchronous mode).
Default state is 01
It then also configures the TRACE port size by writing the bits [3:0] in the CPSPS_R
(Current Sync Port Size Register) of the TPIU:
●
0x1 for 1 pin (default state)
● 0x2 for 2 pins
●
0x8 for 4 pins
26.16.3

TPUI formatter

The formatter protocol outputs data in 16-byte frames:
●
seven bytes of data
● eight bytes of mixed-use bytes consisting of:
–
–
●
one byte of auxiliary bits where each bit corresponds to one of the eight mixed-use
bytes:
–
–
Note: Refer to the ARM CoreSight Architecture Specification v1.0 (ARM IHI 0029B) for further
information
Use of the formatter for STM32F10xxx MCU
Pins assigned for:
Synchronous Trace
01
1 bit
Synchronous Trace
10
2 bit
Synchronous Trace
11
4 bit
1 bit (LSB) to indicate it is a DATA byte ('0') or an ID byte ('1').
7 bits (MSB) which can be data or change of source ID trace.
if the corresponding byte was a data, this bit gives bit0 of the data.
if the corresponding byte was an ID change, this bit indicates when that ID change
takes effect.
TRACE I/O pin assigned
PB3 /
PE2 / PE3 /
JTDO/
TRACE TRACE
TRACES
CK D[0]
WO
TRACE TRACE
CK D[0]
Released TRACE TRACE
(1)
CK D[0]
TRACE TRACE
CK D[0]
Debug support (DBG)
PE4 / PE5 / PE6 /
TRACE TRACE TRACE
D[1] D[2] D[3]
TRACE
D[1]
TRACE TRACE TRACE
D[1] D[2] D[3]
675/690