Sdio Adapter; Table 101. Sdio I/O Definitions; Figure 182. Sdio Adapter - ST STM32F102 Series Reference Manual

Hide thumbs Also See for STM32F102 Series:
Table of Contents

Advertisement

SDIO interface (SDIO)

Table 101. SDIO I/O definitions

Pin
SDIO_CK
SDIO_CMD
SDIO_D[7:0]
19.3.1

SDIO adapter

Figure 182

Figure 182. SDIO adapter

To AHB
interface
The SDIO adapter is a multimedia/secure digital memory card bus master that provides an
interface to a multimedia card stack or to a secure digital memory card. It consists of five
subunits:
Adapter register block
Control unit
Command path
Data path
Data FIFO
Note:
The adapter registers and FIFO use the AHB bus clock domain (HCLK/2). The control unit,
command path and data path use the SDIO adapter clock domain (SDIOCLK).
Adapter register block
The adapter register block contains all system registers. This block also generates the
signals that clear the static flags in the multimedia card. The clear signals are generated
when 1 is written into the corresponding bit location in the SDIO Clear register.
416/690
Direction
MultiMediaCard/SD/SDIO card clock. This pin is the clock from
Output
host to card.
MultiMediaCard/SD/SDIO card command. This pin is the
Bidirectional
bidirectional command/response signal.
MultiMediaCard/SD/SDIO card data. These pins are the
Bidirectional
bidirectional databus.
shows a simplified block diagram of an SDIO adapter.
SDIO adapter
Adapter
registers
FIFO
HCLK/2
Description
Control unit
Command
path
Data path
SDIOCLK
RM0008
SDIO_CK
SDIO_CMD
SDIO_D[7:0]
ai14740

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F102 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Stm32f101 seriesStm32f103 series

Table of Contents