Table 81. Fsmc_Tcrx Bit Fields; Table 82. Fsmc_Bwtrx Bit Fields - ST STM32F102 Series Reference Manual

Hide thumbs Also See for STM32F102 Series:
Table of Contents

Advertisement

RM0008
Table 81.
Bit number
31-30
29-28
27-16
15-8
7-4
3-0
Table 82.
Bit
number
31-30
29-28
27-16
15-8
7-4
3-0
Note:
The FSMC_BWTRx register is valid only if extended mode is set (mode B), otherwise all its
content is don't care.
FSMC_TCRx bit fields
Bit name
0x0
ACCMOD
0x1 if extended mode is set
0x000
Duration of the access second phase (DATAST+3 HCLK cycles) in
DATAST
read. This value can not be 0 (minimum is 1)
0x0
Duration of the access first phase (ADDSET+1 HCLK cycles) in
ADDSET
read.
FSMC_BWTRx bit fields
Bit name
0x0
ACCMOD
0x1 if extended mode is set
0x000
Duration of the access second phase (DATAST+1 HCLK cycles) in
DATAST
write. This value can not be 0 (minimum is 1)
0x0
Duration of the access first phase (ADDSET+1 HCLK cycles) in
ADDSET
write.
Flexible static memory controller (FSMC)
Value to set
Value to set
381/690

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F102 Series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f101 seriesStm32f103 series

Table of Contents