ST STM32F102 Series Reference Manual page 541

Hide thumbs Also See for STM32F102 Series:
Table of Contents

Advertisement

RM0008
Table 145. bxCAN - register map and reset values (continued)
Offset
Register
CAN_RDL0R
0x1B8
Reset value
x
CAN_RDH0R
0x1BC
Reset value
x
CAN_RI1R
0x1C0
Reset value
x
CAN_RDT1R
0x1C4
Reset value
x
CAN_RDL1R
0x1C8
Reset value
x
CAN_RDH1R
0x1CC
Reset value
x
0x1D0-
0x1FF
CAN_FMR
0x200
Reset value
CAN_FM1R
0x204
Reset value
0x208
CAN_FS1R
0x20C
Reset value
0x210
CAN_FFA1R
0x214
Reset value
0x218
CAN_FA1R
0x21C
Reset value
0x220
0x224-
0x23F
CAN_F0R1
0x240
Reset value
x
CAN_F0R2
0x244
Reset value
x
DATA3[7:0]
x
x
x
x
x
x
x
x
x
DATA7[7:0]
x
x
x
x
x
x
x
x
x
STID[10:0]/EXID[28:18]
x
x
x
x
x
x
x
x
x
TIME[15:0]
x
x
x
x
x
x
x
x
x
DATA3[7:0]
x
x
x
x
x
x
x
x
x
DATA7[7:0]
x
x
x
x
x
x
x
x
x
Reserved
Reserved
Reserved
Reserved
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
DATA2[7:0]
x
x
x
x
x
x
x
x
x
DATA6[7:0]
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
DATA2[7:0]
x
x
x
x
x
x
x
x
x
DATA6[7:0]
x
x
x
x
x
x
x
x
x
Reserved
Reserved
0
Reserved
0
Reserved
0
Reserved
0
Reserved
Reserved
FB[31:0]
x
x
x
x
x
x
x
x
x
FB[31:0]
x
x
x
x
x
x
x
x
x
Controller area network (bxCAN)
DATA1[7:0]
DATA0[7:0]
x
x
x
x
x
x
x
x
DATA5[7:0]
DATA4[7:0]
x
x
x
x
x
x
x
x
EXID[17:0]
x
x
x
x
x
x
x
x
FMI[7:0]
Reserved
x
x
x
x
x
DATA1[7:0]
DATA0[7:0]
x
x
x
x
x
x
x
x
DATA5[7:0]
DATA4[7:0]
x
x
x
x
x
x
x
x
FBM[13:0]
0
0
0
0
0
0
0
0
FSC[13:0]
0
0
0
0
0
0
0
0
FFA[13:0]
0
0
0
0
0
0
0
0
FACT[13:0]
0
0
0
0
0
0
0
0
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
DLC[3:0]
x
x
x
x
x
x
x
x
x
x
x
x
x
x
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
x
x
x
x
x
x
x
x
x
x
541/690

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F102 Series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f101 seriesStm32f103 series

Table of Contents