ST STM32F102 Series Reference Manual page 495

Hide thumbs Also See for STM32F102 Series:
Hello, I am your AI assistant. How can I help you?
Table of Contents

Advertisement

RM0008
Transmission buffer address n (USB_ADDRn_TX)
Address offset: [USB_BTABLE] + n*16
USB local address: [USB_BTABLE] + n*8
15
14
13
rw
rw
rw
Bits 15:1 ADDRn_TX[15:1]: Transmission Buffer Address
These bits point to the starting address of the packet buffer containing data to be transmitted by the
endpoint associated with the USB_EPnR register at the next IN token addressed to it.
Bit 0 Must always be written as '0' since packet memory is word-wide and all packet buffers must be word-
aligned.
Transmission byte count n (USB_COUNTn_TX)
Address offset: [USB_BTABLE] + n*16 + 4
USB local Address: [USB_BTABLE] + n*8 + 2
15
14
13
-
Bits 15:10 These bits are not used since packet size is limited by USB specifications to 1023 bytes. Their value is
not considered by the USB peripheral.
Bits 9:0 COUNTn_TX[9:0]: Transmission Byte Count
These bits contain the number of bytes to be transmitted by the endpoint associated with the
USB_EPnR register at the next IN token addressed to it.
Note:
Double-buffered and Isochronous IN Endpoints have two USB_COUNTn_TX
registers: named USB_COUNTn_TX_1 and USB_COUNTn_TX_0 with the
following content.
31
30
29
-
-
-
-
15
14
13
-
-
-
-
12
11
10
9
ADDRn_TX[15:1]
rw
rw
rw
rw
12
11
10
9
rw
28
27
26
25
-
-
-
rw
12
11
10
9
-
-
-
rw
USB full speed device interface (USB)
8
7
6
5
rw
rw
rw
rw
8
7
6
5
COUNTn_TX[9:0]
rw
rw
rw
rw
24
23
22
21
COUNTn_TX_1[9:0]
rw
rw
rw
rw
8
7
6
5
COUNTn_TX_0[9:0]
rw
rw
rw
rw
4
3
2
1
rw
rw
rw
rw
4
3
2
1
rw
rw
rw
rw
20
19
18
17
rw
rw
rw
rw
4
3
2
1
rw
rw
rw
rw
0
-
-
0
rw
16
rw
0
rw
495/690

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F102 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Stm32f101 seriesStm32f103 series

Table of Contents