Iwdg Register Map; Table 70. Iwdg Register Map And Reset Values - ST STM32F207 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F207 Series:
Table of Contents

Advertisement

Independent watchdog (IWDG)
17.4.5

IWDG register map

The following table gives the IWDG register map and reset values.
Offset
Register
IWDG_KR
0x00
Reset value
IWDG_PR
0x04
Reset value
IWDG_RLR
0x08
Reset value
IWDG_SR
0x0C
Reset value
Refer to
500/1381

Table 70. IWDG register map and reset values

Reserved
Reserved
Section 3.3: Memory map
0
0
Reserved
Reserved
for the register boundary addresses.
RM0033 Rev 9
KEY[15:0]
0
0
0
0
0
0
0
0
0
RL[11:0]
1
1
1
1
1
1
1
RM0033
0
0
0
0
0
PR[2:0]
0
0
0
1
1
1
1
1
0
0

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F207 Series and is the answer not in the manual?

Questions and answers

Table of Contents