General Timing Rules; Nor Flash/Psram Controller Timing Diagrams; Figure 159. Mode1 Read Accesses - ST STM32F102 Series Reference Manual

Flexible static memory controller (FSMC)
18.5.3

General timing rules

Signals synchronization
●
All controller output signals change on the rising edge of the internal clock (HCLK)
● In synchronous write mode (PSRAM devices), the output data changes on the falling
edge of the memory clock (CLK)
18.5.4

NOR Flash/PSRAM controller timing diagrams

Asynchronous static memories (NOR Flash, SRAM)
● Signals are synchronized by the internal clock HCLK. This clock is not issued to the
memory
●
The FSMC always samples the data before de-asserting the chip select signal NE. This
guarantees that the memory data-hold timing constraint is met (chip enable high to
data transition, usually 0 ns min.)
●
When extended mode is set, it is possible to mix modes A, B, C and D in read and write
(it is for instance possible to read in mode A and write in mode B).
Mode 1 - SRAM/CRAM

Figure 159. Mode1 read accesses

374/690
A[25:0]
NBL[1:0]
NEx
NOE
NWE
High
D[15:0]
Memory transaction
(ADDSET +1) (DATAST + 1)
HCLK cycles HCLK cycles
data driven
by memory
2 HCLK
cycles
Data sampled Data strobe
RM0008
ai14720c