Core Architecture - Xilinx Zynq-7000 User Manual

10. Run implementation flow with the Vivado tool. For details about implementation, see
the Vivado Design Suite User Guide: Designing with IP (UG896)
Similar steps can be followed for the user design using appropriate .dcp and .xdc files.
Note:

Core Architecture

This section describes the architecture of the 7 series FPGAs memory interface solutions
core, providing an overview of the core modules and interfaces.
Overview
The 7 series FPGAs memory interface solutions core is shown in
X-Ref Target - Figure 1-51
7 Series FPGAs
(1)
User Interface
rst
clk
app_addr
app_cmd
app_en
app_hi_pri
app_wdf_data
app_wdf_end
app_wdf_mask
app_wdf_wren
User
FPGA
app_rdy
Logic
app_rd_data
app_rd_data_end
app_rd_data_valid
app_wdf_rdy
app_sr_req
app_sr_active
app_ref_req
app_ref_ack
app_zq_req
app_zq_ack
1. System clock (sys_clk_p and sys_clk_n/sys_clk_i), Reference clock (clk_ref_p and clk_ref_n/clk_ref_i), and system reset (sys_rst_n) port
connections are not shown in block diagram.
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1
UG586 November 30, 2016
Chapter 1: DDR3 and DDR2 SDRAM Memory Interface Solution
7 Series FPGAs Memory Interface Solution
User
Memory
Interface
Controller
Block
Native Interface MC/PHY Interface
Figure 1-51: 7 Series FPGAs Memory Interface Solution
www.xilinx.com
[Ref
Figure
Physical Interface
ddr_ad dr
ddr_ba
ddr_cas_n
ddr_ck
ddr_ck_n
Physical
Layer
ddr_cke
ddr_cs_n
ddr_dm
ddr_o dt
IOB
ddr_parity
ddr_ra s_n
ddr_reset_n
ddr we n
ddr_dq
ddr_dqs_n
ddr_dqs
7].
1-51.
DDR2/DDR3
SDRAM
90
Send Feedback