Xilinx Zynq-7000 User Manual page 496

X-Ref Target - Figure 3-74
Figure 3-75 and
interface.
X-Ref Target - Figure 3-75
X-Ref Target - Figure 3-76
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1
UG586 November 30, 2016
Chapter 3: RLDRAM II and RLDRAM 3 Memory Interface Solutions
Figure 3-74: Questa Advanced Simulator Instance Window
Figure 3-76 show example waveforms of a write and read on both the user
Figure 3-75: User Interface Write
Figure 3-76: User Interface Read
www.xilinx.com
496
Send Feedback