Xilinx Zynq-7000 User Manual page 538

Memory interface solutions
Hide thumbs Also See for Zynq-7000:
Table of Contents

Advertisement

X-Ref Target - Figure 4-25
Memory Model License
The MIG tool can output a chosen vendor's memory model for simulation purposes for
memories such as LPDDR2 SDRAMs. To access the models in the output sim folder, click the
license agreement
Agreement box to accept it. If the license agreement is not agreed to, the memory model
is not made available. A memory model is necessary to simulate the design.
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1
UG586 November 30, 2016
Chapter 4: LPDDR2 SDRAM Memory Interface Solution
Figure 4-25: Summary
(Figure
4-26). Read the license agreement and check the Accept License
www.xilinx.com
538
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Zynq-7000 and is the answer not in the manual?

This manual is also suitable for:

7 series

Table of Contents

Save PDF