Xilinx Zynq-7000 User Manual page 84

Memory interface solutions
Hide thumbs Also See for Zynq-7000:
Table of Contents

Advertisement

3. In the Flow Navigator window, select Run Simulation and select Run Behavioral
Simulation as shown in
X-Ref Target - Figure 1-47
Simulation Flow Using Questa Advanced Simulator
1. In the Open IP Example Design Vivado project, under Flow Navigator select
Simulation Settings.
2. Select Target simulator as Questa Advanced Simulator/ModelSim.
a. Browse to the Compiled libraries location and set the path on Compiled libraries
location option.
b. Under the Simulation tab, set the modelsim.simulate.runtime to 1 ms (there
are simulation RTL directives which stop the simulation after certain period of time,
which is less than 1 ms), set modelsim.simulate.vsim.more_options to
-novopt as shown in
3. Apply the settings and select OK.
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1
UG586 November 30, 2016
Chapter 1: DDR3 and DDR2 SDRAM Memory Interface Solution
Figure
1-47.
Figure 1-47: Run Behavioral Simulation
Figure
1-46.
www.xilinx.com
84
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Zynq-7000 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

7 series

Table of Contents

Save PDF