Xilinx Zynq-7000 User Manual page 433

X-Ref Target - Figure 3-43
Figure 3-43: RLDRAM 3 Client Interface Protocol (Eight-Word Burst Architecture)
When a read command is issued some time later (based on the configuration and latency of
the system), the user_rd_valid[0] signal is asserted, indicating that user_rd_data is
now valid, while user_rd_valid[1] is asserted indicating that user_rd_data is valid,
as shown in Figure
user_rd_valid[0] and user_rd_valid[1] are asserted because the core does not
buffer returning data. If desired, you can add this functionality.
The Memory Controller only puts commands on certain slots to the PHY such that the
user_rd_valid signals are all asserted together and return the full width of data, but the
extra user_rd_valid signals are provided in case of controller modifications.
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1
UG586 November 30, 2016
Chapter 3: RLDRAM II and RLDRAM 3 Memory Interface Solutions
3-44. The read data should be sampled on the same cycle that
www.xilinx.com
433
Send Feedback