Xilinx Zynq-7000 User Manual page 393

Memory interface solutions
Hide thumbs Also See for Zynq-7000:
Table of Contents

Advertisement

Data Width – The data width value can be selected here based on the memory part
selected. The MIG tool supports values in multiples of the individual device data widths.
Data Mask – This option allocates data mask pins when selected. This option should be
deselected to deallocate data mask pins and increase pin efficiency.
Memory Details – The bottom of the Controller Options page.
the details for the selected memory configuration.
X-Ref Target - Figure 3-18
Memory Options
This feature allows the selection of various memory mode register values, as supported by
the controller specification
X-Ref Target - Figure 3-19
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1
UG586 November 30, 2016
Chapter 3: RLDRAM II and RLDRAM 3 Memory Interface Solutions
Figure 3-18: Selected Memory Configuration Details
(Figure
3-19).
Figure 3-19: Memory Options Page
www.xilinx.com
Figure 3-18
displays
393
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Zynq-7000 and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

7 series

Table of Contents

Save PDF