Xilinx Zynq-7000 User Manual page 547

Memory interface solutions
Hide thumbs Also See for Zynq-7000:
Table of Contents

Advertisement

X-Ref Target - Figure 4-36
Directory Structure and File Descriptions
Output Directory Structure
The MIG tool outputs are generated with folder name <component name>.
The output directory structure of the selected Memory Controller (MC) design from the MIG
tool is shown here. In the <component name> directory, three folders are created:
• docs
• example_design
user_design
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1
UG586 November 30, 2016
Chapter 4: LPDDR2 SDRAM Memory Interface Solution
Figure 4-36: Recustomize IP
www.xilinx.com
547
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Zynq-7000 and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

7 series

Table of Contents

Save PDF